Precise architectural state

Tag: precise-state

Aliases: precise state

The ability to abort and restart the machine at every instruction boundary so that the architectural register file and memory look exactly as if execution had stopped between two sequential instructions. Implemented in P6 by deferring all regfile/D-cache writes to the in-order Retire stage of the ROB.

No references yet.