Memory consistency model

Tag: memory-consistency

Aliases: consistency model, memory model

The contract specifying the order in which memory accesses by one thread become visible to others. Includes sequential consistency (strong), TSO (x86), release consistency (ARM), and weaker models requiring explicit fence instructions.

No references yet.