<?xml version="1.0" encoding="UTF-8"?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:news="http://www.google.com/schemas/sitemap-news/0.9" xmlns:xhtml="http://www.w3.org/1999/xhtml" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1" xmlns:video="http://www.google.com/schemas/sitemap-video/1.1"><url><loc>https://4340-final-review.vercel.app/</loc></url><url><loc>https://4340-final-review.vercel.app/exams/</loc></url><url><loc>https://4340-final-review.vercel.app/exams/final-spring-2024/</loc></url><url><loc>https://4340-final-review.vercel.app/exams/final-spring-2025/</loc></url><url><loc>https://4340-final-review.vercel.app/exams/midterm-spring-2024/</loc></url><url><loc>https://4340-final-review.vercel.app/exams/midterm-spring-2025/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/address-translation/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/amat/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/amdahls-law/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/averaging-means/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/barrier-sync/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/base-bound-registers/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/bht/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/branch-history-register/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/branch-prediction/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/branch-stack/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/btb/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/cache-aliasing/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/cache-associativity/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/cache-block/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/cache-inclusion/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/clock-gating/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/cmos/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/cmp/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/common-data-bus/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/control-hazard/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/correlated-predictor/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/correlation-prefetcher/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/cpi/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/critical-word-first/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/dark-silicon/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/demand-paging/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/dennard-scaling/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/directory-coherence/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/dvfs/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/dynamic-power/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/ed2p/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/edp/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/forwarding/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/fust/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/gshare/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/hierarchical-page-table/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/hybrid-predictor/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/ilp/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/inverted-page-table/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/ipc/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/iron-law/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/latency-vs-throughput/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/leakage-power/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/linked-data-prefetcher/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/load-queue/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/lock/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/lru-replacement/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/lsq/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/memoization/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/memory-consistency/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/memory-disambiguation/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/memory-wall/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/mesi/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/message-passing/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/mimd/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/mips-metric/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/moores-law/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/mshr/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/msi/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/multi-branch-prediction/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/noc/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/non-blocking-cache/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/nuca/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/overriding-predictor/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/p6-microarchitecture/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/page-fault/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/page-table/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/pattern-history-table/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/pipt-cache/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/power-gating/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/pre-decode-bits/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/precise-interrupts/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/precise-state/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/prefetching/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/ras/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/raw-hazard/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/register-renaming/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/reliability-wall/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/reservation-station/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/rob/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/scoreboarding/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/segmentation/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/shared-memory/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/simd/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/simt/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/skewed-associative/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/smp/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/snooping/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/spatial-locality/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/spatial-prefetcher/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/speculation/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/spmd/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/static-power/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/store-buffer/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/store-sets/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/stream-prefetcher/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/stride-prefetcher/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/structural-hazard/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/superscalar/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/tage-predictor/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/temporal-locality/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/thermal-design-power/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/tlb/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/tomasulo/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/tournament-predictor/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/trace-cache/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/transactional-memory/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/two-bit-counter/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/two-level-predictor/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/victim-cache/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/vipt-cache/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/virtual-memory/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/war-hazard/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/waw-hazard/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/way-prediction/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/work-critical-path/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/write-back/</loc></url><url><loc>https://4340-final-review.vercel.app/glossary/write-through/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l01-intro/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l02-performance-power/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l03-pipelining/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l04-hazards/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l05-scoreboarding/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l06-tomasulo/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l07-interrupts-p6/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l08-mipsr10k/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l09-memory-scheduling/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l10-branch-prediction/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l11-advanced-branch-prediction/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l12-caches/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l13-advanced-caches/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l14-prefetching/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l15-virtual-memory/</loc></url><url><loc>https://4340-final-review.vercel.app/lectures/l16-multiprocessors/</loc></url></urlset>